Abstract-Due to recent advancements in semiconductor technology, power-electronic converters for high-voltage, high-power, and high-frequency applications will soon be commercially available. The theoretical concept of a distribution solid-state transformer (SST) is not recent, but with the use of advanced electronic switches and control strategies, the SST may soon become a practical reality. In this paper, conventional single-phase distribution transformers are replaced by solid-state transformers in a distribution test system to investigate their interactive dynamics. Under certain circumstances, instabilities due to harmonic resonance are observed. A design criterion for a solid-state transformer during no-load conditions has been proposed in order to avoid instability using an impedance-based analysis. Analytical and simulation results are provided to support the proposed design approach.
The distribution transformer provides voltage transformation by stepping down the voltage from the distribution circuit to the voltage level used by the customer. Conventional distribution transformers are passive components and without additional capabilities, cannot provide voltage regulation, reactive power support, or power-quality (PQ) improvement. Solid-state transformers (SSTs) have been proposed as a powerful, highly flexible alternative to conventional transformers [1] [2] [3] [4] . SSTs are insensitive to harmonics or user-side faults, can perform power factor correction and voltage regulation, and do not use potentially toxic coolant oils.
An SST consists of three stages: an active rectifier, a bidirectional dc-to-dc dual active bridge converter, and an inverter as shown in Fig. 1 . These three stages together provide the key attractive features of the SST. The SST can provide active compensation to the point of grid coupling; therefore, it can draw unity power factor or provide reactive compensation for voltage regulation. In addition, it can provide active filtering to the load side such that the load is isolated from momentary sags, swells, and harmonics on the ac grid. Furthermore, the low-voltage (LV) dc link can provide a dc bus to which photovoltaic panels, energy-storage devices, or electric-vehicle chargers can be connected. These additional features and flexibility provide a platform with which to build the future smart-grid infrastructure.
The inclusion of a high number of power-electronic converters in a traditional ac grid introduces a number of technical issues in control and stability that have not previously been encountered. One area of concern is the potential for instability caused by SST interactions. This instability may take the form of a harmonic resonance induced by the interaction of the input impedance and the source output impedance [5] . Regardless of the load composition on the customer side, the active front end of the SST (the high-voltage (HV) rectifier) will appear to the ac grid as a constant power load [6] . Constant impedance loads are generally considered to be self-correcting loads in that as the voltage decreases, the power consumption will also decrease. Constant power loads, however, draw the same power and are sometimes referred to as "negative impedances" and can destabilize dc networks if they are not properly designed [7] . This type of instability is not frequently experienced in ac distribution systems, but may become increasingly prevalent with the advent of SSTs. It is anticipated that SSTs will replace many, if not all, conventional transformers and the ability to "plug-and-play" without additional design considerations is desirable. In this paper, we analyze the circumstances that may lead to SST interaction and instability and propose a design approach to avoid this problematic behavior.
Similar harmonic behavior is reported to have been generated by high-frequency converters used for railway locomotives during low-load conditions [8] . A theory of resonance stability analysis of railway systems is proposed in [9] based on the energy exchange principles between infrastructure and locomotive converters. A proof of an empirical input admittance criterion as a special case of results is provided by [9] . The concept of input admittance criterion and its application to the stability of railway systems is also discussed in [10] . The shaping of the input admittance of the converter is discussed in [11] to achieve a positive real part of the admittance for a certain frequency range. It is shown that oscillations of a certain frequency will not occur if, for that frequency, the input admittance has positive conductance (i.e., it is passive). Passivity helps to improve stability of systems in which interactions between the power system infrastructure and the converters occur. A similar approach for improving stability by making the system passive for the entire frequency region is proposed in [12] .
II. SST INTERACTIONS
To illustrate the impact of multiple SSTs in a distribution system, three (out of the total of 16 SSTs) are placed on the 0885-8977 © 2014 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. phase of a modified IEEE 34-bus distribution test system (see Fig. 2 ). The IEEE 34-bus distribution system was selected as the benchmark test case due to several attractive features: 1) it is a three-phase system with moderately unbalanced loads by phase; 2) the feeder requires voltage regulation (capacitors and tap changers); and 3) the system data were developed by the IEEE PES Distribution System Analysis Subcommittee's Distribution Test Feeder Working Group and is publicly available [13] . This case study is used to demonstrate instability occurring in the distribution system with multiple solid-state transformers.
The following assumptions are made:
• The SSTs are all single phase to better accommodate the single-phase feeder laterals.
• The SSTs are energized under no load.
• The substation is modeled as a constant voltage source.
• An RL filter is placed at the first-stage active rectifier.
• The SSTs are aggregated to provide a 200 kVA power rating at each bus (for consistency with the IEEE 34-bus distribution system).
• The rated phase (line) input high-side voltage is 7.2 (12.47) kV.
• The regulated output voltage of the SST is 120 V/240 V.
• The SSTs provide voltage regulation to the system; therefore, all capacitor banks and voltage regulators are removed from the test system. • The SSTs use DQ control [14] (see the Appendix).
Topologies for three-phase SSTs are still in the development stage and, as a result, will likely follow single-phase SSTs to market; therefore, this study is restricted to single-phase SSTs.
The three stages of the SST are connected in cascade, as shown in Fig. 1 . The active rectifier stage of the SST is connected to the HV capacitor and regulates the HV dc link at 10 kV. The actual topology of the active rectifier consists of three series-connected H-bridge rectifiers. Each H-bridge rectifier is connected to the HV dc link and a dual active bridge converter. The output of each dual active bridge converter is connected in parallel. These dual active bridge converters regulate the LV dc link to 400 V. A split phase inverter is connected to the LV dc link and regulates the output voltage. The topology shown in Fig. 1 is a simplified representation of the actual SST topology. The SST is energized at no load and brought to a stable operating point before it is connected to the distribution system.
The three SSTs are connected sequentially from the substation down the feeder. The SST at bus 806 is connected at 1 s, the SST at bus 810 is connected at 2 s, and the SST at bus 856 is connected at 3 s. Fig. 3 (a)-(c) show the bus 856 ac voltage, ac current, and SST high-side dc-link voltage from the time SST 856 is connected at no load. Note that the dc-link voltage is uncontrolled and the SST bus voltage and current become increasingly erratic. We hypothesize the primary reason behind this behavior is the violation of an impedance-based (similar to the Middlebrook) stability criterion.
According to this impedance-based stability criterion, the source impedance for any system must be less than the load impedance at all frequencies to ensure stability. Therefore, it is not surprising that the SST node (electrically) farthest from the substation should cause the instability when connected, since the source output impedance increases along the feeder. For this reason, an impedance-based stability criterion is used.
In this paper, the system is simulated in PSCAD using average value models of the active rectifier and a dual active bridge converter and inverter to accurately replicate the behavior of the SSTs. Full switch-level models are not used due to the limitations of the simulation complexity and computational time.
The average value models were developed directly from the switching models and validated experimentally [14] . A linear time-invariant model is required to apply any stability criteria. To fulfill this requirement, the voltage and current controllers of the active rectifier are tuned using state-space analysis explained in [15] . Proportional and integral gains of controllers are present as variables in the system matrix derived using state-space analysis. For a given set of gains, elements of the state matrix are independent of time. Thus, the model of the active rectifier used in the simulation is linear time invariant. The average value model of the dual active bridge converter and inverter also use linear proportional integral regulators for regulating their respective voltages. Their respective controls are summarized in the Appendix.
III. IMPEDANCE-BASED STABILITY
It has been shown that distribution systems with a high penetration of photovoltaics may have sustained harmonic resonance or other erratic behavior due to interference with an inverter current control loop [16] . The application of existing impedance-based stability criteria to grid-connected converters is problematic because depending on the frame of reference, either the inverter or the grid can be modeled as the source. This can lead to contradictory stability considerations. Since the distance from the substation is a contributing factor in the SST stability, we take the approach that the grid is the source. To apply an impedance-based stability criterion to the SST-deployed system, the system to be analyzed is modeled as a source and a load subsystem. The source subsystem consists of a voltage source in series with the Thevenin equivalent source impedance . The load subsystem consists of the input impedance of the converter in series with the source subsystem, as shown in Fig. 4 . It should be noted that this simple linear system representation is only valid for small-signal analysis.
The SST is connected to the distribution system through an filter with filter resistance and filter inductance as shown in Fig. 5 . The high-side ac source voltage is denoted by whereas the input to the active rectifier is . The magnitude and phase of the sinusoidal input voltage are controlled with four-quadrant DQ control; therefore, it is represented as a controllable voltage source [14] . During energization, the SST is not loaded; therefore, the input impedance is dominated by the filter impedance.
The direction of the active power flow depends on the relative phase difference between the source voltage and the input voltage. The direction of the reactive power flow depends on the relative phase difference between the source voltage and current. In the absence of voltage regulation commands, the active rectifier will have unity power factor operation. The input impedance is the impedance looking into the active rectifier. Its transfer function is comprised of the filter impedance, the controller impedance, and the load impedance. The source impedance is the impedance looking from the SST toward the substation and is calculated for each bus at which an SST is connected.
The load current transfer function can be expressed Assuming that the source voltage and are stable, then the stability of the load depends on . The Nyquist Criterion states that a necessary and sufficient condition for stability of the system is that the does not encircle the ( 1,0) point in complex space. The Middlebrook Criterion was proposed specifically to provide input filter specifications to ensure that the converter dynamics are not adversely impacted. The Middlebrook Criteria states that the system is stable if . This states that the transfer function must remain within the unit circle. The Nyquist plot of at bus 856 is shown in Fig. 6 . Clearly, the Nyquist contour does not encircle the ( 1,0) point nor does any part of the contour lie outside the unit circle (the Middlebrook criterion), yet the system is displaying instability. This indicates that there are factors to be considered which are not captured by these basic criteria. We propose an alternative stability design consideration in the following section.
IV. STABILITY-BASED DESIGN
The SST farthest electrically from the substation will see the largest source impedance. In a radial system, this impedance is calculated as the sum of the impedances of the laterals and feeder from the SST to the substation. For a looped system, however, the source impedance must be obtained either through an impedance calculation by injecting a nominal current and voltage at the SST bus, or from the bus impedance matrix. In the bus impedance matrix, the Thevenin equivalent for each bus in the system can be obtained from the diagonal of the bus impedance matrix that corresponds with the SST bus. One significant issue to consider is that all capacitor banks were removed from the system because the SSTs can provide voltage regulation. This has the additional impact of increasing the system impedance which further exacerbates the input impedance-source impedance mismatch.
The input impedance of the SST is difficult to calculate analytically due to the multiple stages and controls. Therefore a harmonic perturbation technique is used to numerically extract the input impedance from the SST model. To calculate the impedance at each frequency, a sinusoidal voltage harmonic having a peak magnitude of 3.36% of the fundamental component of the phase voltage is injected into the circuit model of the active rectifier (shown in Fig. 5 ). The resulting current is measured and the respective current harmonic peak magnitude and phase are calculated using a discrete Fourier transform. The input impedance is the ratio of the voltage phasor to the current phasor. This process is repeated to extract the input impedance for frequencies ranging from 10 Hz to 15 kHz. The resulting gain and phase of the source impedance and input impedance at bus 856 are shown in Figs. 7 and 8 .
The effect of the phase-locked-loop (PLL) is taken into account while calculating the input impedance using the harmonic perturbation method. To validate the accuracy of the PLL, the results were repeated with two different approaches. In the first approach, the voltage angle was measured directly in the simulation using a multimeter. In the second approach, a single-phase PLL was used to calculate the angle. Both approaches yielded identical results.
One possible explanation for the observed instability is the proximity of the source and input magnitudes indicating that the ratio is approaching 1.0 at higher frequencies. A good design practice requires that the gain margin of 6 dB be maintained [17] ; this margin is violated in Fig. 7 explaining the exhibited instability. This is not a design issue that occurs with conventional transformers and is therefore seldom experienced in a distribution system. Therefore care must be taken with the deployment of SSTs. We propose a design criterion that provides guid- ance to size the input filter such that harmonic instability can be avoided. Specifically, we propose that system stability can be assured if the input filter is chosen such that the input impedance magnitude exceeds the source impedance. Now, using the stability criterion, it stands to reason that if the SST filters were selected such that the input impedance magnitude exceeded the source impedance, then the system would remain stable.
This condition is similar to Middlebrook criterion. This criterion (as with other similar criterion) is conservative and should be considered a sufficient condition and purely empirical in nature. If the condition is not satisfied, then it does not imply instability. The important application of empirical criterion lies in improving overall system stability by mitigating harmonics while integrating SSTs into the distribution system.
To test this hypothesis, the filter impedance at SST 856 is doubled. The resulting source and input impedances at bus 856 are shown in Fig. 9 . In this case with the larger filter size, the source impedance lies significantly below the input impedance of the SST, implying that the system should now be stable. The corresponding current and voltages are shown in Fig. 10(a)-(c) for when the SST at 856 is energized at 3 s. These results are much improved over the original responses shown in Fig. 3(a)-(c) and indicate that the system can be stabilized by appropriately sizing the SST input filter with respect to the source impedance.
The next step is to extend this hypothesis to encompass the entire system and all SSTs. To explore this behavior, all 16 SSTs are placed in the phase of IEEE 34-bus testsystem. The electrically farthest SST in phase b is at bus 890 as indicated by the circle in Fig. 11 . The source and input impedances at bus 890 are shown in Fig. 12 . Note that in this case the input impedance magnitude is exceeded by the source impedance for a wide range of frequencies. Applying the proposed stability criterion indicates that this system will most likely exhibit instabilities, which indeed the system does. The left side of Fig. 13 shows the ac voltage, ac current, and dc voltage of the SST located at node 890. The SST is connected to the system under no load at 3 s. Note that all states exhibit considerable erratic behavior.
The design approach will now be extended to the SST at bus 890. Fig. 14 shows the source impedance at SST 890 against several input impedances having filter sizes ranging from the original filter size (5.8%) up to three times the original filter size. This figure includes the trace for the original filter size shown in Fig. 12 . In addition, traces for twice (2 ) and three times (3 ) the original filter size. The source impedance crosses both the original and double filter sizes but not the 3 trace. The proposed criterion indicates that if the filter size at 890 is selected to meet or exceed 3 the original filter size, then the system will be stable. This design approach is validated with the simulation results shown in Fig. 13 . These results are obtained for a filter size of 3 the original filter size at all SSTs. The waveforms in Fig. 13 compare the system responses for the original and resized filters. It is apparent that the system can be stabilized with appropriate filter sizing.
There is a qualitative synergy between the proposed approach and input admittance passivity. A purely passive system acts like a first order system for all frequencies [12] . For a system to be passive, the real part of the impedance or admittance must be positive for all frequencies. Similarly, the phase of the impedance must lie between between and . References [9] [10] [11] explain the role of an empirical input admittance criterion for improving the stability of converters. It can be inferred from the definition of passivity that for a particular frequency, if the impedance is active (i.e., not passive), then oscillations of this particular frequency can become amplified. Furthermore, due to limitations in control bandwidth it is not possible to have a passive impedance over all frequencies. However, control strategies can be designed to shape the impedance to be passive for a desired range of frequencies at which oscillations in the system can occur. Thus, the choice of filter size can move the impedance phase into regions which are more easily controllable.
Increased filter size may adversely affect efficiency due to changes in current. In our experience, the resulting decrease in efficiency was usually less than 0.1%. This result is based on simulation trials and may differ from actual performance. The decrease in efficiency must be weighed against the improvement in system stability.
As a final note, different filter sizes may have an impact on the dynamic operation of the SST, but this effect is limited due to the number of frequency changes and control from SST input to output. There are two dc links (HV and LV) and a high-frequency transformer (see Fig. 1 ) thus limiting most filter size effects to the feeder side of the SST.
V. CONCLUSIONS AND FUTURE WORK
In this paper, we establish the potential for instability when SSTs are energized in a distribution system. This type of "harmonic resonance" or "negative impedance" is seldom experienced in legacy power systems, but may become increasingly prevalent in systems with high penetrations of power electronics-based components that are connected directly to the ac grid. We have proposed a design criterion for the SST input filter to mitigate instabilities in the system. This design approach was validated through simulation on the IEEE 34-bus distribution system testbed.
In this paper, we concentrated on the energization of the SSTs. This is under SST no-load conditions. Furthermore, we considered each phase of the distribution system individually. Future work will focus on the impact of various load types on stability. Furthermore, we will expand this analysis to a threephase system in which mutual coupling may impact the "perphase" analysis we've presented. 
APPENDIX
The stability discussion presented in the previous sections tacitly assumed that all of the internal SST controllers are stable and that all instability occurred due to the mismatch in the source and input impedances. The SST is designed to be stable as a standalone device (this can be validated by observing that the system remains stable when only one SST is energized close to the substation). However, for completeness, we include the models of the SST controllers in this appendix.
A. Active Rectifier
The control of the active rectifier is a DQ vector controller with cross coupling terms. A phase-locked-loop (PLL) is used to calculate the frequency and phase of the source voltage . The DQ vector controller is shown in Fig. 15 where the starred values indicate commanded values. If unity power factor is desired, then the commanded value of is set to zero. The PI gains are tuned using the method presented in [15] . The input voltage is calculated
where where is the HV dc voltage. A correction factor of radians is added or subtracted from depending on the sign of . If is positive, the is not corrected. If is negative and is positive, then radians are added to . Similarly, if is negative and is negative, then radians are subtracted from .
B. Dual Active Bridge
The dual active bridge converter (DAB) consists of a HV H-bridge, a high-frequency transformer, and an LV H-bridge. The LV dc-link voltage is regulated by the dual active bridge converter. The DAB is bidirectional. The active power flows across the DAB (4) where is the ratio of the time delay between the high and low bridges to one half of a switching period.
is the leakage inductance and is the switching frequency. The control is shown in Fig. 16 . 
C. Inverter
The dc/ac split phase inverter is shown in Fig. 17 . Each phase consists of a controlled voltage source with an LC filter and load. The positive and negative output voltages have a 180 phase shift. The output voltages are regulated at an rms voltage of 120 V at 60 Hz. The duty cycle control for and is shown in Fig. 18 .
